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(57) ABSTRACT
A current source logic gate with depletion mode field effect
transistor ("FET") transistors and resistors may include a
current source, a current steering switch input stage, and a
resistor divider level shifting output stage. The current
source may include a transistor and a current source resistor.
The current steering switch input stage may include a
transistor to steer current to set an output stage bias point
depending on an input logic signal state. The resistor divider
level shifting output stage may include a first resistor and a
second resistor to set the output stage point and produce
valid output logic signal states. The transistor of the current
steering switch input stage may function as a switch to
provide at least two operating points.
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CURRENT SOURCE LOGIC GATE
CROSS-REFERENCE TO RELATED
APPLICATION
This application claims the benefit of U.S. Provisional
Application Ser. No. 62/266,176 entitled "Current Source
Logic Gate", filed on Dec. 11, 2015. The entirety of the
above-noted application is incorporated by reference herein.
ORIGIN OF THE INVENTION
The invention described herein was made by employees
of the United States Government and may be manufactured
and used by or for the Government for Government pur-
poses without the payment of any royalties thereon or
therefor.
FIELD
The present invention relates to a logic gate, and more
particularly, to a logic gate circuit having a depletion mode
metal-semiconductor field effect transistor (MESFET) and/
or junction gate field effect transistor (7FET) transistors and
resistors.
BACKGROUND
Silicon Carbide (SiC) integrated circuit (IC) process is
capable of operating at very high temperatures. This process,
however, is only capable of producing depletion mode
n-channel MESFET transistors. Thus, designing a logic gate
with only this type of transistor may present a challenge.
An alternative design improving the output voltage range
and decreasing the physical layout size of the logic gate may
be beneficial.
SUMMARY
Certain embodiments of the present invention may pro-
vide solutions to the problems and needs in the art that have
not yet been fully identified, appreciated, or solved by
current logic gate designs. For example, some embodiments
generally pertain to a logic gate circuit comprising a deple-
tion mode MESFET/7FET transistors and resistors. These
transistors and resistors may be constructed with SiC deple-
tion mode n-channel MESFETS in some embodiments.
In one embodiment, an apparatus may create digital logic
gates. The apparatus may include a first N channel depletion
mode field effect transistor (or first transistor) with gate,
source, and drain terminals. The gate terminal may act as an
input to the apparatus. The apparatus may also include a
second N channel depletion mode field effect transistor (or
second transistor) with gate, source, and drain terminals,
configured as a current source. The drain terminal of the
second transistor may be tied to a positive voltage relative to
ground. The source terminal of the first transistor is tied to
ground and the drain terminal of the first transistor tied
through a first resistor to the source terminal of the second
transistor and directly to the gate terminal of the second
transistor, for example. The drain of the first transistor is
further tied to a second resistor in series with a third resistor,
a remaining lead of the third resistor is tied to a negative
voltage relative to ground, and a node common to the second
and third resistors is the output of the apparatus.
In another embodiment, an apparatus may include a
current source that includes a transistor and a current source
2
resistor, and a current steering switch input stage that
includes a transistor to steer current to set an output stage
bias point depending on an input logic signal state. The
apparatus also includes a resistor divider level shifting
5 output stage comprising a first resistor and a second resistor
to set the output stage point and produce valid output logic
signal states. The transistor of the current steering switch
input stage may function as a switch to provide at least two
operating points.
10 In yet another embodiment, a current source logic gate
with depletion mode FET transistors and resistors may
include a first N channel depletion mode FET (or a first
transistor) with gate, source, and drain terminals and a
second N channel depletion mode FET (or a second tran-
15 sistor) with gate, source, and drain terminals. The first
transistor is configured to act as a current source, and is
positioned above the second transistor. The drain terminal of
the first transistor is tied to a positive voltage relative to
ground, and the gate terminal of the second transistor acts as
20 an input to the current source logic gate. The source terminal
of the second transistor is tied to ground, and the drain
terminal of the second transistor is tied through a first
resistor to the source terminal of the first transistor and
directly to the gate terminal of the first transistor. The drain
25 of the second transistor is further tied to a second resistor in
series with a third resistor, a remaining lead of the third
resistor is tied to a negative voltage relative to ground, and
a node common to the second and third resistors is the output
of the current source logic gate.
30
BRIEF DESCRIPTION OF THE DRAWINGS
In order that the advantages of certain embodiments of the
invention will be readily understood, a more particular
35 description of the invention briefly described above will be
rendered by reference to specific embodiments that are
illustrated in the appended drawings. While it should be
understood that these drawings depict only typical embodi-
ments of the invention and are not therefore to be considered
40 to be limiting of its scope, the invention will be described
and explained with additional specificity and detail through
the use of the accompanying drawings, in which:
FIG. 1 is a circuit diagram illustrating a current source
logic gate, according to an embodiment of the present
45 invention.
FIGS. 2A and 2B are circuit diagrams illustrating an input
high-output low and an input low-output high, respectively,
according to an embodiment of the present invention.
FIGS. 3-5 are circuit diagrams illustrating a current source
50 logic gate, according to an embodiment of the present
invention.
DETAILED DESCRIPTION OF THE
EMBODIMENTS
55
In some embodiments, an apparatus may create digital
logic gates. The apparatus may include a first N channel
depletion mode FET (or a first transistor) with gate, source,
and drain terminals and a second N channel depletion mode
6o FET (or a second transistor) with gate, source, and drain
terminals. The first transistor is configured to act as a current
source, and is positioned above the second transistor. The
drain terminal of the first transistor is tied to a positive
voltage relative to ground, and the gate terminal of the
65 second transistor acts as an input to the current source logic
gate. The source terminal of the second transistor is tied to
ground, and the drain terminal of the second transistor is tied
US 9,755,645 B1
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through a first resistor to the source terminal of the first
transistor and directly to the gate terminal of the first
transistor. The drain of the second transistor is further tied to
a second resistor in series with a third resistor, a remaining
lead of the third resistor is tied to a negative voltage relative 5
to ground, and a node common to the second and third
resistors is the output of the current source logic gate.
In certain embodiments, the first, second, and third resis-
tors are selected based on transfer functions or functional
parameters of the first and second transistors such that for a to
logic false input to the apparatus, a logic true output appears
at the output, or for a logic false input to the apparatus, a
logic true output appears at the output. For example, com-
mon and pertinent transistor transfer functions and func-
tional parameters include transconductance, gate-to-source 15
turn off voltage, drain-to-source resistance, etc. Common
and pertinent transistor transfer functions and functional
parameters may also include any process or material vari-
ables such as channel doping, gate characteristics, carrier
mobility, physical geometry of the transistor, etc. 20
Also, in some embodiments, the second transistor is
replaced by n N channel depletion mode field effect tran-
sistor in series to create a logical NAND structure at the
input of the apparatus. In another embodiment, the second
transistor is replaced by m N channel depletion mode field 25
effect transistor in parallel to create a logical NOR structure
at the input of the apparatus. In yet some other embodiments,
the second transistor is replaced by a combination of n series
N channel depletion mode field effect transistors and m
parallel N channel depletion mode field effect transistors to 30
create multiple term sum of products logic functions.
Certain embodiments may include a logic gate circuit that
includes a depletion mode MESFET/7FET transistors and
resistors. These transistors and resistors may be constructed
with SiC depletion mode n-channel MESFETS in some 35
embodiments. The logic gate circuit may include three
circuit constructs, for example. The first construct may
include a current source with one transistor and one resistor.
The second construct may include a current steering switch
input stage having at least one transistor, and the third 40
construct may include a resistor divider level shifting output
stage.
FIG. 1 is a circuit diagram illustrating a current source
logic gate 100, according to an embodiment of the present
invention. In some embodiments, current source logic gate 45
100 may include a current source (Qt and RS), a current
steering switch input stage (Q2), and a resistor divider level
shifting output stage (R, and R2).
Current source may be comprised of first transistor Q, and
current source resistor RS to provide current, biasing the 50
output stage and limiting the total device current in current
source logic gate 100. The current steering input stage of
second transistor Q2 may steer the current to set the output
stage bias point depending on input logic signal state.
Finally, the resistor divider level shifting output stage, which 55
may be comprised of first and second resistors R, and R21
sets the output stage bias points and further develops valid
output logic signal states.
In FIG. 1, current source logic gate 100 may have two
operating points, e.g., logic high input and a logic low input. 60
As the basis gate for logic functions, the simplest function
performed by current source logic gate 100 is the inverting
or NOT function, which results in a logic high output V.,
for a logic low input V,,,, and conversely, a logic low output
V, for logic high input V,,,. 65
As an inverting logic gate and by treating transistor Q2 at
the current steering switch input stage as a switch, current
4
source logic gate may have two ideal operating points. These
ideal operating points may illustrate optimal circuit opera-
tion. Even though the realized circuit operating points may
differ from the ideal cases, the operation is similar. In some
embodiments, the logic level high refers to OV, and the logic
level low refers to a negative voltage equal to 1/2 Vss. The
two operating points of logic high output and logic low
output are shown in FIGS. 2A and 2B respectively, which
are circuit diagrams illustrating an input high-output low by
current source logic gate 200A and an input low-output high
by current source logic gate 20013, according to an embodi-
ment of the present invention.
In FIG. 2A, voltage input V, is logic 1 or HIGH, that is
at ground potential (Vg, of transistor Q2-0) turning on
transistor Q2 and closing the switch at transistor Q2. This
shorts transistor Q21 connecting voltage V, to ground, steer-
ing the current source current to transistor Q2. Output
voltage V, is set by supply source voltage Vss and the
voltage divider of resistor R, and resistor R2.
R2 Equation (1)
Vvr=(0—Vss)'R 1 +Rz +Vss
and if resistor R1=resistor R21 then
1 Equation (2)
V- = 2 Vss
which represents a logic 0 or low.
In FIG. 213, the input voltage V, is logic 0 or LOW, that
is at a potential sufficiently negative to fully turn off the
transistor Q21 or opening the switch at transistor Q21 steering
the current source current to the output stage. In other words,
the magnitude of the gate to source voltage Vg, of transistor
Q2>_the turn off gate to source voltage Vg,(,,. This may
disconnect voltage V, from ground, allowing voltage V, to
move to a self-bias point away from ground and toward
drain supply voltage VDD as set by the current source of
transistor Q, and current source resistor RS and the output
resistors R, and R2. If current source resistor RS is much
smaller than resistors R, and R2 and the voltage across the
transistor Q, (VD,) is small, and since R1=R21 voltage V,
approaches drain supply voltage VDD, and output voltage
V., approaches OV. In those embodiments, output voltage
Vout-0 volts, which represents a logic 1 or HIGH.
The inverting logic gate operation may in some embodi-
ments be expanded to NAND and NOR logic operations
with the addition of transistors Q2(1,1) ... Q2(VI) to the
current steering stage of the logic gate, that is to add
transistors in parallel, series, or both with Q2. See, for
example, FIGS. 3-5, which are circuit diagrams illustrating
current source logic gate, according to an embodiment of the
present invention.
In FIG. 3, current source logic gate 300 may include
additional transistors Q2(1) ... Q2(1) connected in series to
the current steering logic gate. In FIG. 4, for example,
current source logic gate 400 may include additional tran-
sistors Q2(1) ... Q2(,11) connected in parallel to the current
steering logic gate. In FIG. 5, additional transistors
Vin1,2 ... VinVX connected in series and in parallel to the
current steering logic gate.
The actual operation of current source logic gates 300-
500, as shown in FIGS. 1 and 3-5, may differ from the ideal
case depending on the parameters of the transistor. The
US 9,755,645 B1
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parameters may be affected by the device physics, manu-
facturing process effects, material properties, and geometry.
Furthermore, these parameters may be affected by the for-
mation of complex logic gates such as sum of products. For
example, transistor Q2 may act as a switch, which when
closed, may set the output at a voltage of VSS. In practice,
a transistor does not act like a switch in direct current (DC)
analysis, because the transistor has a finite resistance. This
finite resistance of transistor Q21 i.e., the on resistance, has
the benefit in the current source logic gate of limiting the
logic gates current. This resistance may also increase the
output voltage, which decreases the output voltage swing,
reducing the noise margin of the current source logic gate.
The operation of the current source logic gate may be
optimized through the choice in resistor values. As the
current source resistor (RS) controls the current provided by
the current source (current source resistor RS and transistor
Qj for a given transconductance. For example, reducing the
current by increasing current source resistor RS may lessen
the current through transistor Q2. This may result in a
decrease of the output voltage in the low state. This may also
increase the output voltage swing, increasing the noise
margin of the gate.
During operation, the logic high output shown in FIG. 213,
may also differ from the ideal case. For example, in FIG. 213,
the voltage dropped across current source resistor RS and
transistor Q, appears to be negligible. This, however, may
not be the case during operation of current source logic gate
20013, because resistors R, and R2 may not be made large
enough for this assumption. In practice, as current source
resistor RS increases, the output voltage in the output high
state may decrease, decreasing the noise margin. This effect
can be compensated for by decreasing the ratio of resistor R,
to resistor R2, making resistor R, less than resistor R2. This
may also increase the output voltage in the high state for a
given transconductance parameter and current source resis-
tor Rs.
As the transistor parameters begin to influence the opera-
tion of the logic gate, the logic gate performance may be
modified through the choice of resistor values. These resistor
values give some control over the logic gate current and
output voltage swing. Depending on the transistor param-
eters and application, resistor values may be selected to
optimize logic gate performance.
It will be readily understood that the components of
various embodiments of the present invention, as generally
described and illustrated in the figures herein, may be
arranged and designed in a wide variety of different con-
figurations. Thus, the detailed description of the embodi-
ments, as represented in the attached figures, is not intended
to limit the scope of the invention as claimed, but is merely
representative of selected embodiments of the invention.
The features, structures, or characteristics of the invention
described throughout this specification may be combined in
any suitable manner in one or more embodiments. For
example, reference throughout this specification to "certain
embodiments," "some embodiments," or similar language
means that a particular feature, structure, or characteristic
described in connection with the embodiment is included in
at least one embodiment of the present invention. Thus,
appearances of the phrases "in certain embodiments," "in
some embodiment," "in other embodiments," or similar
language throughout this specification do not necessarily all
refer to the same group of embodiments and the described
features, structures, or characteristics may be combined in
any suitable manner in one or more embodiments.
6
It should be noted that reference throughout this specifi-
cation to features, advantages, or similar language does not
imply that all of the features and advantages that may be
realized with the present invention should be or are in any
5 single embodiment of the invention. Rather, language refer-
ring to the features and advantages is understood to mean
that a specific feature, advantage, or characteristic described
in connection with an embodiment is included in at least one
embodiment of the present invention. Thus, discussion of
io the features and advantages, and similar language, through-
out this specification may, but do not necessarily, refer to the
same embodiment.
Furthermore, the described features, advantages, and
characteristics of the invention may be combined in any
15 suitable manner in one or more embodiments. One skilled in
the relevant art will recognize that the invention can be
practiced without one or more of the specific features or
advantages of a particular embodiment. In other instances,
additional features and advantages may be recognized in
20 certain embodiments that may not be present in all embodi-
ments of the invention.
One having ordinary skill in the art will readily under-
stand that the invention as discussed above may be practiced
with steps in a different order, and/or with hardware ele-
25 ments in configurations which are different than those which
are disclosed. Therefore, although the invention has been
described based upon these preferred embodiments, it would
be apparent to those of skill in the art that certain modifi-
cations, variations, and alternative constructions would be
3o apparent, while remaining within the spirit and scope of the
invention. In order to determine the metes and bounds of the
invention, therefore, reference should be made to the
appended claims.
The invention claimed is:
35 1. An apparatus configured to create digital logic gates,
comprising:
a first N channel depletion mode field effect transistor
("first transistor") with gate, source, and drain termi-
nals, wherein the gate terminal acts as an input to the
40 apparatus; and
a second N channel depletion mode field effect transistor
("second transistor") with gate, source, and drain ter-
minals, configured as a current source, wherein
the drain terminal of the second transistor is tied to a
45 positive voltage relative to ground,
the source terminal of the first transistor tied to ground
and the drain terminal of the first transistor tied through
a first resistor to the source terminal of the second
transistor and directly to the gate terminal of the second
50 transistor,
and
the drain of the first transistor is further tied to a second
resistor in series with a third resistor, a remaining lead
of the third resistor is tied to a negative voltage relative
55 to ground, and a node common to the second and third
resistors is the output of the apparatus.
2. The apparatus of claim 1, wherein the first, second and
third resistors are selected based on transfer functions or
functional parameters of the first and second transistors such
60 that for a logic false input to the apparatus, a logic true
output appears at the output of the apparatus, or for a logic
true input to the apparatus, a logic false output appears at the
output of the apparatus.
3. The apparatus of claim 1, wherein the first transistor is
65 replaced by n N channel depletion mode field effect tran-
sistor in series to create a logical NAND structure at the
input of the apparatus.
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4. The apparatus of claim 1, wherein the first transistor is
replaced by in N channel depletion mode field effect tran-
sistor in parallel to create a logical NOR structure at the
input of the apparatus.
5. The apparatus of claim 1, wherein the first transistor is
a combination of n series N channel depletion mode field
effect transistors and in parallel N channel depletion mode
field effect transistors to create multiple term sum of prod-
ucts logic functions.
6. The apparatus of claim 1, wherein a positive voltage
and a negative voltage relative to ground are selected to
accommodate a turn off voltage of the first transistor as
reflected by a voltage divider function performed by the
second and third resistors.
7. The apparatus of claim 6, wherein a value of the first
resistor is selected to set a current output of the second
transistor,
the current output is further selected in accordance with
selected positive voltage and negative voltage and to
define a value for the second resistor and a value for the
third resistor.
8. A current source logic gate with depletion mode field
effect transistor ("FET") transistors and resistors, compris-
ing:
a current source comprising a transistor and a current
source resistor;
a current steering switch input stage comprising a tran-
sistor to steer current to set an output stage bias point
depending on an input logic signal state; and
a resistor divider level shifting output stage comprising a
first resistor and a second resistor to set the output stage
point and produce valid output logic signal states,
wherein
the transistor of the current steering switch input stage
functions as a switch to provide at least two operating
points.
9. The current source logic gate of claim 8, wherein the
two operating points comprises a logic level high and a logic
level low.
10. The current source logic gate of claim 9, wherein,
when the operating point comprises the logic level high at
the input stage of the current steering switch, a logic
low output appears at an output stage of the current
source logic gate, or
when the operating point comprises the logic level low at
the input stage of the current steering switch, a logic
high output appears at the output stage of the current
source logic gate.
11. The current source logic gate of claim 8, wherein the
current steering switch input stage comprises one or more
additional transistors connected in parallel, in series, or both.
12. The current source logic gate of claim 8, wherein the
current steering switch input stage acts as a switch to limit
logic gate current.
13. The current source logic gate of claim 8, wherein the
current source resistor of the current source controls current
provided by the current source.
8
14. A current source logic gate with depletion mode field
effect transistor ("FET") transistors and resistors, compris-
ing:
a first N channel depletion mode FET ("first transistor")
5 with gate, source, and drain terminals; and
a second N channel depletion mode FET ("second tran-
sistor") with gate, source, and drain terminals, wherein
the first transistor is configured to act as a current source,
and is positioned above the second transistor,
10 
the drain terminal of the first transistor is tied to a positive
voltage relative to ground,
the gate terminal of the second transistor acts as an input
to the current source logic gate,
the source terminal of the second transistor is tied to
ground, and the drain terminal of the second transistor
15 is tied through a first resistor to the source terminal of
the first transistor and directly to the gate terminal of
the first transistor, and
the drain of the second transistor is further tied to a second
resistor in series with a third resistor, a remaining lead
20 of the third resistor is tied to a negative voltage relative
to ground, and a node common to the second and third
resistors is the output of the current source logic gate.
15. The current source logic gate of claim 14, wherein the
first resistor, the second resistor, and the third resistor are
25 selected based on transfer functions or functional parameters
of the first and second transistors such that for a logic false
input to the current source logic gate, a logic true output
appears at the output of the current source logic gate, or for
a logic true input to the current source logic gate, a logic
30 false output appears at the output of the current source logic
gate.
16. The current source logic gate of claim 14, wherein the
second transistor is replaced by n N channel depletion mode
field effect transistor in series to create a logical NAND
35 structure at the input of the current source logic gate.
17. The current source logic gate of claim 14, wherein the
second transistor is replaced by in N channel depletion mode
field effect transistor in parallel to create a logical NOR
structure at the input of the current source logic gate.
40 18. The current source logic gate of claim 14, wherein the
second transistor is a combination of n series N channel
depletion mode field effect transistors and in parallel N
channel depletion mode field effect transistors to create
multiple term sum of products logic functions.
45 19. The current source logic gate of claim 14, wherein a
positive voltage and a negative voltage relative to ground are
selected to accommodate a turn off voltage of the second
transistor as reflected by a voltage divider function per-
formed by the second and third resistors.
50 20. The current source logic gate of claim 19, wherein a
value of the first resistor is selected to set a current output of
the first transistor,
the current output is further selected in accordance with
selected positive voltage and negative voltage and to
55 define a value for the second resistor and a value for the
third resistor.
